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Abstract A IT0/(p)Si heterojunction was fabricated by depositing Indium Tin Oxide (ITO) thin films onto 
well cleaned p-type silicon wafer by thermal evaporation method from pure ITO powder at substrate temperature 
5^JK The different diode parameters were calculated from the current-voltage characteristics of the junctions 
Thp diode ideality factor was found to be greater than 1 and the diode had high series resistance The I V 
characteristics under illumination showed poor photovoltaic effect of the junction Large series resistance high 
defect density and presence of interfacial layer are thought to be the main causes for higher value diode ideality 
factor and poor photovoltaic conversion efficiency 
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PACS Nos. 73 40 Lq, 81 15 Ef, 73 50 Pz 
1. Introduction 
Indium Tin Oxide (ITO) is a degenerate semiconductor having band gap of approximately 
3 6 eV This high conducting material with high transparency in visible region is a good 
transparent electrical conductor ITO has been used as a transparent electrode in advanced 
optoelectronic devices such as solar cells, light emitting and photo diodes, photo transistors 
and liquid crystal displays Thin films of Indium Tin Oxide have been reported to be 
prepared by variety of techniques such as spray pyrolysis, sputtering, reactive evaporation, 
pulsed laser deposition, thermal evaporation method etc [1-7] The property of a film 
depends on the method of preparation. Studies of ITO-Si structures have been reported 
by some workers where the ITO films were deposited by rf sputtering [3] or spray pyrolysis 
method [1, 2]. However, not much information have been obtained for junctions of ITO film 
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prepared by thermal evaporation directly onto the Si substrate. The evaluation of diode 
parameters provides a useful guidance for further characterizing this device structure i» 
the present investigation, ITO films were deposited by thermal evaporation method frorr 
ITO powder on silicon wafer to form ITO/(p)Si heterojunction and their current-voltage (j-v 
characteristics were studied. Different electrical parameters of the junction calculated frop 
these characteristics have been presented in this paper. 
2. Experimental 
The ITO thin films of thickness about 2000 A were prepared by thermal evaporation j< 
pure Indium Tin Oxide powder (99.999%) in a vacuum better than 10"5 Torr, at a deposition 
rate of about 1A /sec. ITO films were vacuum deposited on chemically cleaned glasc 
substrates for studying their electrical and optical properties. During deposition Uu 
substrates were kept at a temperature of 523K. For the preparation of a heterojunction 
initially, Al electrodes were vacuum deposited on one side of (p)Si wafers to make ohmi 
contacts and then ITO films were deposited on the other side, thus making ITO/(p)Si-A< 
structures. The specifications of Si wafers used were: boron-doped (p-type), orientation 
(100), resistivity 10-20 ohm cm, thickness 50000-55000 A and area 1.5x1.5 cm2. Before 
deposition of counterelectrodes for measurement, ITO films as well as the junction structures 
were annealed for one hour at 350K temperature. This was done in order to improve the 
conductivity and transparency of the ITO films as reported in our earlier study [71 
Countertoelectrodes of Al were vacuum deposited over ITO films for making ohmic contacts 
to ITO films. Thus structures of the type AI-ITO/(p)Si-AI were obtained. For electrica, 
study of ITO film, a gap type structure was formed by depositing Al electrodes on two 
ends of the thin films keeping a gap between them. The conductivity was measured troir 
l-V characteristics of the ITO film. The thickness of the films was measured by multiple 
interference method [8], The optical transmittance was studied with the help of a i n -
visible spectrophotometer (Cary 300, Varian, Australia). For all current-voltage and 
photovoltaic measurements, the junctions were mounted on a sample holder kept inside a 
specially designed metal chamber evacuated up to 10"2 Torr using a rotary pump For 
current measurement an Electrometer (Keithley model 6514, USA) was used. For J-v 
measurement under illumination, the junction in the chamber was illuminated through a 
glass window using white light from a tungsten-halogen lamp. The details of experimental 
arrangement has been reported elsewhere [9, 10]. The C-V measurements were performed 
on the junctions at room temperature, using a digital Autocompute 4-CR-Q (Aplab-4910) 
meter. 
3. Results and discussion 
The electrical conductivity of the prepared ITO films was found around 1.5x10'2 Q1cm 
with sheet resistivity of 3375 KQ/square. The optical transmittance of a typical ITO film in 
the wavelength from 300nm to 600nm after annealing is shown in Figure 1. From Figure 
it is seen that the optical transmittance of the film is about 74% at wave length of 
550nm. 
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The J-V characteristics of a few typical ITO/(p)Si junctions in dark have been shown in 
Figure 2. The curves exhibited rectifying nature of a Schottky diode in the forward direction. 
Under the forward bias the current increases exponentially with voltage In reverse bias 
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Figure 1. Transmittance vs wavelength of ITO films of thickness 2000A 
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Figure 2. J-V characteristics of three ITO-(p)Si junctions of different cross-sectional area at room 
temperature in dark 
the current increases slowly with voltage and did not show any tendency of saturation. 
The J-V characteristics followed the standard diode equation [11] 
J = J0 exp(gV/nfr7")[l - exp(-qV/kT)] 0) 
where, J is the current density of a diode for bias voltage Vat temperature T (K), n is the 
diode ideality factor, J0 is the saturation current density and other quantities has their 
usual meanings. 
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Figure 3 shows ln[J/{1-exp(-qV/kT)}] vs V/ plots for a few typical ITO-(p)Si junctions m 
dark at room temperature. At higher forward voltage (> 0.6V) the InJ-l/ plots of the junctions 
have been observed to deviate from linearity. This is due to presence of series resistance 
(Rs) associated with the neutral region of the diode. For this series resistance, the current 
of the diode is proportional to exp[g(t/-/f?s)//cT-1], instead of obeying the ideal condition 
[12]. At low voltage, the current is less, and hence the diode current can be characterized 
by equation (1). The ideality factor (n) calculated from the slopes and the saturation 
current density (J0) calculated from the intercept of the linear region of the plots (Figure 
3) for three junctions are tabulated in Table 1. The ideality factor have been found to be 
greater than the values reported earlier for this type of diode prepared by depositing ITO 
layer by other methods [2, 3]. However diode ideality factor can be affectively improved by 
controlling the deposition parameters which will be discussed later. The reverse current 
does not saturate and shows the tunneling probability due to lowering of potential barrier 
on application of bias. 
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Figure 3. ln[J/{1-exp(-gWfc7)}] vs V curves of three ITO-(p)Si junctions at room temperature in dark 
Various factors were found to affect J-1/characteristics and diode ideality factor in the 
present case. These curves depend on electrode area of the junctions. The existence of 
an interfacial layer of oxide on the surface of the silicon, image force lowering of the 
barrier heights, electron and hole recombination in the depletion region, tunneling effect 
Table 1. Diode parameters of three typical ITO-(p)Si junctions at room temperature (303K), 
Junction Junction Ideality Saturation Barrier Series Open Short-circuit Fill 
area factor current height resistance circuit current factor 
(cm2) n density 4>(eV) R8 (K£2) voltage density 
J0(nA/cm2) (mV) (mA/cm2) 
A 0.030 4.76 3 0.593 17 475 0.48 0.266 
B 0.034 5.134 9 0.581 20 450 0.60 0.224 
C 0.038 5.2 15 0.575 23 435 0.75 0.212 
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are the main reasons for the ideality factor (n) to be greater than unity. The effect of 
interfacial layer also contributed to high reverse current. 
The series resistance estimated from InJ vs V plots (not shown here) of the diodes 
are tabulated in Tablel. In the present case, the large value of series resistance is 
contributed by the high sheet resistance of ITO layer and the resistance offered by the 
junction (interfacial oxide layer). 
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Figure 4. C 2 vs V(reverse) plots for three ITO-(p)Si junctions at room temperature in dark 
The C"2-l/ plots for three junctions have been drawn at frequency 1KHz (Figure 4) for 
reverse bias. The carrier concentration and the built-in potential at the junction are estimated 
from the slope and intercept of C2-Vplots of the junction under reverse bias condition 
using the following relation [13] 
c-2=(2(i^-i/-/cr/^ 
qcNc (2) 
Here Vbl is the built in potential at zero bias which is equal to VfkT/q, where Vf is 
the negative intercept on the Vr axis and r is the permittivity of Si. The carrier concentration 
evaluated from the slopes is of the order of 1015 cm3. The barrier height is calculated 
from the measured value of Vbl from 4>b = qVbt +(EF-EV), where E F - Ev is the difference 
between valence band energy and Fermi energy, and depends upon the doping density in 
the following way, 
&-£„ = kT In N. (3) 
where Nv is the effective density of states in valence band. The barrier height obtained for 
these junctions is nearer to 0.6 eV, which is less than the barrier height obtained by 
Vasu et al [2] by controlling the thickness of interfacial oxide layer. 
600 S Chaliha, M N Borah, P C Sarmah and A Rahman 
The ITO-(p)Si junctions were studied for its photovoltaic performances. Figure 5 shows 
J-V curves of three typical junctions when illuminated by light of intensity 50 mW/cm: 
Nearly linear nature of the curves implies the existence of a large series resistance. Table 
1 shows the open-circuit voltage, short-circuit current and fill-factor of a typical junction 
Very low photovoltage ( -450 mV) has been observed in the junctions due higher value 
diode ideality factor as reported by Mirzah et al [3]. The high defect density present with 
thermally evaporated ITO layer, presence of interfacial layer, presence of high series 
resistance and low conductivity of ITO layer are responsible for poor photovoltaic performance 
of the device. 
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Figure 5. Photovoltaic effect of three typical ITO-(p)S» junctions under 50mW/cm2 light intensity 
4. Conclusion 
The study showed that rectifying ITO-(p)Si heterojunction diode can be fabricated by 
thermally depositing ITO films on silicon wafer. The diodes have high series resistance 
because of the low conductivity of thermally deposited ITO layer with high defect density 
and presence of interfacial layer. These causes are thought to affect the J-V characteristics 
as well as PV effect of the junctions. The recombination of photogenerated carriers at the 
interface states, low barrier height are also responsible for low photovoltaic performance 
There are immense probabilities for improving the junction performance by controlling ana 
optimizing the deposition parameters. The works are on progress to improve the diode 
quality and PV effect by controlling the deposition parameters of the ITO layer and post 
deposition annealing for suitable conductivity and transmittivity with an interfacial layer of 
optimum thickness. 
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